Untitled Document
   
You are from : ( )  
     
Untitled Document
Untitled Document
 

International Journal of Information Technology & Computer Science ( IJITCS )

Abstract :

 The manner in which the resources of a microprocessor  are used affects its performance, power consumption and  size. In this work we show how increasing the size of a processor’s instruction set, in turn, increases the amount of hardware needed  to implement that processor. We also study how efficiently the  hardware resources of four processor architectures are used  by measuring the static instruction set utilization of a group of benchmark applications. The architectures examined are the  Intel x86, Intel x86-64, MIPS64, and PowerPC. We introduce the  notions of instruction subsets, exact cores and general-purpose  cores, and then we use these concepts to propose a new measure  of processor resource utilization, core density. Based on the  core density measure we show that on average 9 exact cores are equivalent to a single general-purpose core in the existing architectures and that in particular instances this multiplier can  go up to 48 exact cores

Keywords :

: Computer architecture, ISA, system-on-a-chip, core density, design methodology

References :

  1. C. C. Foster, R. H. Gonter, and E. M. Riseman, “Measures of op-code utilization,” IEEE Transactions on Computers, vol. 20, no. 5, pp. 582–
    584, 1971.
  2. A. H. Ibrahim, M. B. Abdelhalim, H. Hussein, and A. Fahmy, “Analysis of x86 instruction set usage for Windows 7 applications,” in 2nd International
    Conference on Computer Technology and Development (ICCTD), 2010, pp. 511–516.
  3. T. L. Adams and R. E. Zimmerman, “An analysis of 8086 instruction set usage in MS DOS programs,” SIGARCH Computer Architecture News, vol. 17, no. 2, pp. 152–160, 1989.
  4. I. J. Huang and T. C. Peng, “Analysis of x86 instruction set usage for DOS/Windows applications and its implication on superscalar design,”
    in Proceedings of the International Conference on Computer Design (ICCD), 1998, pp. 566–573.
  5. J. L. Hennessy and D. A. Patterson, Computer Architecture: A Quantitative Approach, 3rd ed. San Francisco, CA: Morgan Kaufmann, 2002.
  6. M. Wisniewska, M. Adamski, R. Wisniewski, and W. A. Halang, “Application of hypergraphs in microcode length reduction of microprogrammed controllers,” in Proceedings of the 2nd International Workshop on Nonlinear Dynamics and Synchronization (INDS), 2009, pp. 106–109.
  7. S. Jian-Lun, “Researches on the technology of high performance microprogrammed control,” in Proceedings of the International Conference
    on Educational and Information Technology (ICEIT), 2010, pp. V2:20– V2:24.
  8. R. E. Gonzalez, “Xtensa: A configurable and extensible processor,” IEEE Micro, vol. 20, no. 2, pp. 60–70, 2000.
  9. J. L. Henning, “SPEC CPU2006 benchmark descriptions,” SIGARCH Computer Architecture News, vol. 34, no. 4, pp. 1–17, 2006.

Untitled Document
     
Untitled Document
   
  Copyright © 2013 IJITCS.  All rights reserved. IISRC® is a registered trademark of IJITCS Properties.