Untitled Document
You are from : ( )  
Untitled Document
Untitled Document

International Journal of Information Technology & Computer Science ( IJITCS )

Abstract :

Optimizing power consumption is an important topic in embedded system engineering, especially for embedded systems that use battery power source. The optimized power consumption helps prolong the lifetime of the system. Instruction scheduling is an effective method for reducing power cost of processor(s). In this paper, we apply the genetic algorithm to low power instruction scheduling. The genetic algorithm is a flexible algorithm that can be applied in many different fields; it is an effective algorithm for problems which have large search spaces such as the one in scheduling problems. When designing the genetic algorithm for the scheduling problem, we use the method introduced by C. Moon et al, this is the chromosome encoding method that is suitable for the traveling salesman problem with precedence constraints. In the experiment section, we use two open source simulation tools that are SimpleScalar Tool Set and SimplePower, the algorithm is applied to assembly programs of SimpleScalar Instruction Set, these programs are compiled and then have their power consumptions measured by SimplePower.The experimental results have shown the effectiveness of our proposed method and algorithm.

Keywords :

: embedded systems, instruction scheduling, genetic algorithm, SimpleScalar, SimplePower

References :

  1. V. Tiwari, S. Malik, A. Wolfe, “Power Analysis of Embedded Software: A First Step Towards Software Power Minimization,” IEEE Trans. VLSI Systems, Vol.2, N.4, pp.437-445, December 1994.
  2. V. Tiwari, S. Malik, A. Wolfe, M. Tien-Chien Lee, “Instruction Level Power Analysis and Optimization of Software,” Int. Conf. on VLSI Design, Banglore, India, pp. 326 – 328, January 1996.
  3. M. T.-C. Lee, V. Tiwari, S. Malik, M. Fujita, “Power Analysis and Minimization Techniques for Embedded DSP Software.” IEEE Trans. on VLSI Systems, pp.123-135, March 1997.
  4. K. Choi, A. Chatterjee, “Efficient Instruction-Level Optimization Methodology for Low-Power Embedded Systems,” ISSS’01, Montr éal, Québec, Canada, pp.147-152, October 2001.
  5. C. Moon, J. Kim, G. Choi, Y. Seo, “An efficient genetic algorithm for the traveling salesman problem with precedence constraints,” European Journal of Operational Research 140, pp.606-617, 2002.
  6. P. Dongale, “Force-directed instruction scheduling for low power,”, theses and Dissertations. Paper 1357, 2003.
  7. C.-L. Su, C.-Y. Tsui, A. M. Despain, “Low power architecture design and compilation techniques for high-performance processors,” Technical Report ACAL-TR-94-01, University of Southern California, ACAL, February 1994.
  8. A. Parikh, Soontae Kim, M. Kandemir, N. VijaykrishnAN, M.J. Irwin, “Instruction Scheduling for Low Power,” Journal of VLSI Signal Processing 37, pp.129-149, 2004.
  9. D. Burger, T. Austin, “Technical report: SimpleScalar Tool Set,” University of Wisconsin-Madison Computer Science Department, 1997.
  10. W. Ye, N. Vijaykrishnan, M. T. Kandemir, M. J. Irwin, “The design and use of simplepower: a cycle-accurate energy estimation tool,” In Design Automation Conference, pp.340-345, 2000.
  11. C. Nian, H. Yanxiang, C. Yong, L. Ximi, L. Qian, “PSO Based Instruction Scheduling for Low Power,” 2012 International Conference on Computer Distributed Control and Intelligent Enviromental Monitoring, pp.519-522, 2012.
  12. K.B.R.G.T. Samarasinghe, M.M.N.N. Jayasekara, D. Elkaduwe and R. G. Ragel, “Power Aware Instruction Scheduling for Microcontrollers,” International Journal of Scientific and Research Publications, Volume 2, Issue 10, October 2012.
  13. S. Watanabe, T. Sato, “Uncriticality-directed Low-power Instruction Scheduling,” ISVLSI '08 Proceedings of the 2008 IEEE Computer Society Annual Symposium on VLSI, pp.69-74, 2008.

Untitled Document
Untitled Document
  Copyright © 2013 IJITCS.  All rights reserved. IISRC® is a registered trademark of IJITCS Properties.